Regviz

NXP Semiconductors /LPC1102_04 /PMU /PCON

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PCON

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC1102_04/PMU/PCON#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RESERVED 0RESERVED 0RESERVED0 (NOPOWERDOWN)SLEEPFLAG 0RESERVED 0RESERVED 0RESERVED

SLEEPFLAG=NOPOWERDOWN

Description

Power control register

Fields

RESERVED

Reserved. This bit must always be written as 0.
RESERVED

Reserved. This bit must always be written as 0.
RESERVED

Reserved. These bits must always be written as 0.
SLEEPFLAG

Sleep mode flag

0 (NOPOWERDOWN): Read: No power-down mode entered. LPC1102 is in Active mode. Write: No effect.

1 (POWERDOWNENTERED): Read: Sleep/Deep-sleepmode entered. Write: Writing a 1 clears the SLEEPFLAG bit to 0.
RESERVED

Reserved. These bits must always be written as 0.
RESERVED

Reserved. This bit must always be written as 0.
RESERVED

Reserved. Do not write ones to this bit.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data